## SN74LS195A

## Universal 4-Bit Shift Register

The SN74LS195A is a high speed 4-Bit Shift Register offering typical shift frequencies of 39 MHz . It is useful for a wide variety of register and counting applications. It utilizes the Schottky diode clamped process to achieve high speeds and is fully compatible with all ON Semiconductor TTL products.

- Typical Shift Right Frequency of 39 MHz
- Asynchronous Master Reset
- J, K Inputs to First Stage
- Fully Synchronous Serial or Parallel Data Transfers
- Input Clamp Diodes Limit High Speed Termination Effects

GUARANTEED OPERATING RANGES

| Symbol | Parameter | Min | Typ | Max | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | 4.75 | 5.0 | 5.25 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating Ambient <br> Temperature Range | 0 | 25 | 70 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{\mathrm{OH}}$ | Output Current - High |  |  | -0.4 | mA |
| $\mathrm{I}_{\mathrm{OL}}$ | Output Current - Low |  |  | 8.0 | mA |

ON Semiconductor ${ }^{\text {w }}$

## http://onsemi.com

LOW
POWER SCHOTTKY


PLASTIC N SUFFIX CASE 648

ORDERING INFORMATION

| Device | Package | Shipping |
| :--- | :---: | :---: |
| SN74LS195AN | 16 Pin DIP | 2000 Units/Box |
| SN74LS195AD | SOIC-16 | 38 Units/Rail |
| SN74LS195ADR2 | SOIC-16 | 2500/Tape \& Reel |

CONNECTION DIAGRAM DIP (TOP VIEW)


NOTE:
The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package

| PIN NAMES |  |
| :--- | :--- |
| $\overline{P E}$ | Parallel Enable (Active LOW) Input |
| $P_{0}-\mathrm{P}_{3}$ | Parallel Data Inputs |
| $\frac{\mathrm{J}}{\mathrm{K}}$ | First Stage J (Active HIGH) Input |
| $\frac{\text { First Stage K (Active LOW) Input }}{\mathrm{CP}}$ | Clock (Active HIGH Going Edge) Input |
| MR | Master Reset (Active LOW) Input |
| $\mathrm{Q}_{0}-\mathrm{Q}_{3}$ | Parallel Outputs |
| $\mathrm{Q}_{3}$ | Complementary Last Stage Output |
| NOTES: |  |
| a) 1 TTL Unit Load (U.L.) $=40$ uA HIGH/1.6 mA LOW. |  |


| LOADING $($ Note a) |  |
| :---: | :---: |
| HIGH | LOW |
| 0.5 U.L. | 0.25 U.L. |
| 0.5 U.L. | 0.25 U.L. |
| 0.5 U.L. | 0.25 U.L. |
| 0.5 U.L. | 0.25 U.L. |
| 0.5 U.L. | 0.25 U.L. |
| 0.5 U.L. | 0.25 U.L. |
| 10 U.L. | 5 U.L. |
| 10 U.L. | 5 U.L. |

a) 1 TTL Unit Load (U.L.) $=40 \mu \mathrm{~A}$ HIGH/1.6 mA LOW.

LOGIC SYMBOL

$\mathrm{V}_{\mathrm{CC}}=$ PIN 16
GND = PIN 8

## SN74LS195A



## FUNCTIONAL DESCRIPTION

The Logic Diagram and Truth Table indicate the functional characteristics of the LS195A 4-Bit Shift Register. The device is useful in a wide variety of shifting, counting and storage applications. It performs serial, parallel, serial to parallel, or parallel to serial data transfers at very high speeds.

The LS195A has two primary modes of operation, shift right $\left(\mathrm{Q}_{0} \rightarrow \mathrm{Q}_{1}\right)$ and parallel load which are controlled by the state of the Parallel Enable (PE) input. When the PE input is $\underline{\mathrm{HIGH}}$, serial data enters the first flip-flop $\mathrm{Q}_{0}$ via the J and K inputs and is shifted one bit in the direction $\mathrm{Q}_{0} \rightarrow \mathrm{Q}_{1} \rightarrow$ $\mathrm{Q}_{2} \rightarrow \mathrm{Q} 3$ following each LOW to HIGH clock transition. The JK inputs provide the flexibility of the JK type input for special applications, and the simple D type input for general applications by tying the two pins together. When the PE
input is LOW, the LS195A appears as four common clocked D flip-flops. The data on the parallel inputs $\mathrm{P}_{0}, \mathrm{P}_{1}, \mathrm{P}_{2}, \mathrm{P}_{3}$ is transferred to the respective $\mathrm{Q}_{0}, \mathrm{Q}_{1}, \mathrm{Q}_{2}, \mathrm{Q}_{3}$ outputs following the LOW to HIGH clock transition. Shift left operations ( $\mathrm{Q}_{3} \rightarrow \mathrm{Q}_{2}$ ) can be achieved by tying the $\mathrm{Q}_{\mathrm{n}}$ Outputs to the $\mathrm{P}_{\mathrm{n}-1}$ inputs and holding the PE input LOW.

All serial and parallel data transfers are synchronous, occurring after each LOW to HIGH clock transition. Since the LS195A utilizes edge-triggering, there is no restriction on the activity of the $\mathrm{J}, \mathrm{K}, \mathrm{P}_{\mathrm{n}}$ and PE inputs for logic operation - except for the set-up and release time requirements.

A LOW on the asynchronous Master Reset ( $\overline{\mathrm{MR}}$ ) input sets all Q outputs LOW, independent of any other input condition.

MODE SELECT - TRUTH TABLE

| OPERATING MODES | INPUTS |  |  |  |  |  | OUTPUTS |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MR | PE | J | K | $\mathbf{P}_{\mathbf{n}}$ | $\mathbf{Q}_{\mathbf{0}}$ | $\mathbf{Q}_{\mathbf{1}}$ | $\mathbf{Q}_{\mathbf{2}}$ | $\mathbf{Q}_{\mathbf{3}}$ | $\mathbf{Q}_{\mathbf{3}}$ |  |
| Asynchronous Reset | L | X | X | X | X | L | L | L | L | H |  |
| Shift, Set First Stage | H | h | h | h | X | H | $\mathrm{q}_{0}$ | $\mathrm{q}_{1}$ | $\mathrm{q}_{2}$ | $\mathrm{q}_{2}$ |  |
| Shift, Reset First | H | h | l | I | X | L | $\mathrm{q}_{0}$ | $\mathrm{q}_{1}$ | $\mathrm{q}_{2}$ | $\mathrm{q}_{2}$ |  |
| Shift, Toggle First Stage | H | h | h | l | X | $\mathrm{q}_{0}$ | $\mathrm{q}_{0}$ | $\mathrm{q}_{1}$ | $\mathrm{q}_{2}$ | $\mathrm{q}_{2}$ |  |
| Shift, Retain First Stage | H | h | l | h | X | $\mathrm{q}_{0}$ | $\mathrm{q}_{0}$ | $\mathrm{q}_{1}$ | $\mathrm{q}_{2}$ | $\mathrm{q}_{2}$ |  |
| Parallel Load | H | l | X | X | $\mathrm{p}_{\mathrm{n}}$ | $\mathrm{p}_{0}$ | $\mathrm{p}_{1}$ | $\mathrm{p}_{2}$ | $\mathrm{p}_{3}$ | $\mathrm{p}_{3}$ |  |

L = LOW voltage levels
$\mathrm{H}=\mathrm{HIGH}$ voltage levels
X = Don't Care
I = LOW voltage level one set-up time prior to the LOW to HIGH clock transition.
$h=$ HIGH voltage level one set-up time prior to the LOW to HIGH clock transition.
$\mathrm{p}_{\mathrm{n}}\left(\mathrm{q}_{\mathrm{n}}\right)=$ Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the LOW to HIGH clock transition.

## SN74LS195A

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

| Symbol | Parameter | Limits |  |  | Test Conditions |
| :--- | :--- | :---: | :---: | :---: | :---: | :--- | :--- |

Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.

## AC CHARACTERISTICS $\left(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)$

| Symbol | Parameter | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| $\mathrm{f}_{\text {MAX }}$ | Maximum Clock Frequency | 30 | 39 |  | MHz | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V} \\ & C_{L}=15 \mathrm{pF} \end{aligned}$ |
| tpLH tPHL | Propagation Delay, Clock to Output |  | $\begin{aligned} & 14 \\ & 17 \end{aligned}$ | $\begin{aligned} & 22 \\ & 26 \end{aligned}$ | ns |  |
| tPHL | Propagation Delay, MR to Output |  | 19 | 30 | ns |  |

AC SETUP REQUIREMENTS $\left(T_{A}=25^{\circ} \mathrm{C}\right)$

| Symbol | Parameter | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| tw | CP Clock Pulse Width | 16 |  |  | ns | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |
| tw | MR Pulse Width | 12 |  |  | ns |  |
| $\mathrm{t}_{\mathrm{s}}$ | PE Setup Time | 25 |  |  | ns |  |
| $\mathrm{t}_{\text {s }}$ | Data Setup Time | 15 |  |  | ns |  |
| $t_{\text {rec }}$ | Recovery Time | 25 |  |  | ns |  |
| trel | PE Release Time |  |  | 10 | ns |  |
| $t_{h}$ | Data Hold Time | 0 |  |  | ns |  |

## SN74LS195A

## DEFINITIONS OF TERMS

SETUP TIME $\left(\mathrm{t}_{\mathrm{s}}\right)$-is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW to HIGH in order to be recognized and transferred to the outputs.

HOLD TIME ( $\mathrm{t}_{\mathrm{h}}$ ) - is defined as the minimum time following the clock transition from LOW to HIGH that the logic level must be maintained at the input in order to ensure
continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOW to HIGH and still be recognized.
RECOVERY TIME ( $\mathrm{t}_{\text {rec }}$ ) - is defined as the minimum time required between the end of the reset pulse and the clock transition from LOW to HIGH in order to recognize and transfer HIGH Data to the Q outputs.

## AC WAVEFORMS

The shaded areas indicate when the input is permitted to change for predictable output performance.


Figure 1. Clock to Output Delays and Clock Pulse Width


Figure 2. Master Reset Pulse Width, Master Reset to Output Delay and Master Reset to Clock Recovery Time


Figure 3. Setup ( $\mathrm{t}_{\mathrm{s}}$ ) and Hold ( $\mathrm{t}_{\mathrm{h}}$ ) Time for Serial Data $(\mathrm{J} \& K)$ and Parallel Data ( $\mathrm{P}_{0}, \mathrm{P}_{1}, \mathrm{P}_{2}, \mathrm{P}_{3}$ )


CONDITIONS: $\overline{\mathrm{MR}}=\mathrm{H}$
${ }^{*} Q_{0}$ STATE WILL BE DETERMINED BY J AND K INPUTS.
Figure 4. Setup ( $\mathrm{t}_{\mathbf{s}}$ ) and Hold ( $\mathrm{t}_{\mathrm{h}}$ ) Time for PE Input

## PACKAGE DIMENSIONS

N SUFFIX<br>PLASTIC PACKAGE<br>CASE 648-08<br>ISSUE R



NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
CONTROLLING DIMENSION: INCH
2. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL
DIMENSION B DOES NOT INCLUDE MOLD FLASH.
3. DIMENSION B DOES NOT INCLUD
4. ROUNDED CORNERS OPTIONAL.

| DIM | INCHES |  | MILLIMETERS |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |
|  | 0.740 | 0.770 | 18.80 | 19.55 |
| B | 0.250 | 0.270 | 6.35 | 6.85 |
| C | 0.145 | 0.175 | 3.69 | 4.44 |
| D | 0.015 | 0.021 | 0.39 | 0.53 |
| F | 0.040 | 0.70 | 1.02 | 1.77 |
| G | 0.100 | BSC | 2.54 BSC |  |
| H | 0.050 | BSC | 1.27 |  |
| BSC |  |  |  |  |
| J | 0.008 | 0.015 | 0.21 | 0.38 |
| K | 0.110 | 0.130 | 2.80 | 3.30 |
| L | 0.295 | 0.305 | 7.50 | 7.74 |
| M | $0^{\circ}$ | $10^{\circ}$ | $0^{\circ}$ | $10^{\circ}$ |
| S | 0.020 | 0.040 | 0.51 | 1.01 |

SN74LS195A

D SUFFIX
PLASTIC SOIC PACKAGE
CASE 751B-05
ISSUE J


NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

|  | MILLIMETERS |  | INCHES |  |  |  |
| :---: | ---: | ---: | ---: | ---: | :---: | :---: |
| DIM | MIN | MAX | MIN | MAX |  |  |
| A | 9.80 | 10.00 | 0.386 | 0.393 |  |  |
| B | 3.80 | 4.00 | 0.150 | 0.157 |  |  |
| C | 1.35 | 1.75 | 0.054 | 0.068 |  |  |
| D | 0.35 | 0.49 | 0.014 | 0.019 |  |  |
| F | 0.40 | 1.25 | 0.016 | 0.049 |  |  |
| G | 1.27 |  | BSC | 0.050 |  | BSC |
| J | 0.19 | 0.25 | 0.008 | 0.009 |  |  |
| K | 0.10 | 0.25 | 0.004 | 0.009 |  |  |
| M | $0^{\circ}$ | $7^{\circ}$ | $0^{\circ}$ | $7^{\circ}$ |  |  |
| P | 5.80 | 6.20 | 0.229 | 0.244 |  |  |
| R | 0.25 | 0.50 | 0.010 | 0.019 |  |  |


#### Abstract

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.


## PUBLICATION ORDERING INFORMATION

Literature Fulfillment:
Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: ONlit@hibbertco.com
N. American Technical Support: 800-282-9855 Toll Free USA/Canada

JAPAN: ON Semiconductor, Japan Customer Focus Center
4-32-1 Nishi-Gotanda, Shinagawa-ku, Tokyo, Japan 141-0031
Phone: 81-3-5740-2700
Email: r14525@onsemi.com
ON Semiconductor Website: http://onsemi.com
For additional information, please contact your local Sales Representative.

